Proposal of a New High Power Insulated Gate Bipolar Transistor

Sachiko Kawaji, Masayasu Ishiko, Katsuhiko Nishiwaki, Toyokazu Ohnishi

Abstract

We propose a new high power insulated gate bipolar transistor with a $p'/n^+$ buffer layer to improve the characteristics of high power IGBTs used in motor control inverters during high voltage operation. The new structure with a $p'$ floating layer inserted between $n'$ epi and $n^+$ buffer layers has a breakdown voltage higher than that of conventional IGBT structures, without increasing the on-voltage. We also demonstrated that with this $p'$ floating/$n^+$ buffer structure, for the first time an IGBT can have performance in the 900V-200A class.

Keywords

HEV (Hybrid Electric Vehicles), Power device, Punch-through type, IGBT (Insulated Gate Bipolar Transistor), High voltage, Floating layer, Electric field
1. Introduction

IGBTs are one of the key components of high-efficiency inverter systems. In the automotive industry, compact high-performance motor-inverter systems are indispensable for advanced hybrid vehicles. We developed low-loss, highly rugged 600V-200A-class planar IGBTs in 1997 and trench IGBTs in 2001 for the first mass production hybrid vehicle.1-3) The development of these IGBTs was achieved by adopting state-of-the-art technologies that include local lifetime control by high-energy He\textsuperscript{+} ions and a sub-micron trench process. These made possible a low on-voltage of 1.55V at 250A/cm\textsuperscript{2} and sufficient short circuit capability.

Recently, new design concepts for improving the characteristics of IGBTs have been proposed. It was shown that the method of carrier accumulation on the emitter side of IGBTs is effective in reducing the on-state voltage.4, 5) In addition, the concept of the Field-Stop IGBT also provided effective measures for reducing switching loss and saving cost. Combination of these new technologies is expected to enable further improvement in IGBTs characteristics.

However, it is known that the performance parameters of IGBTs such as on-state voltage are degraded when the thickness of the n\textsuperscript{-} epi layer is increased to increase the device breakdown voltage. For unipolar power devices, it has been reported that the Super Junction (SJ) structure and the Buried Layer (BL) structure have great potential to solve the problem called Si limitation.7-9) However, little research on IGBTs with such structures has been done. To improve the performance of IGBTs, we have applied the BL concept to an IGBT. More specifically, we investigated an IGBT having a structure with a p\textsuperscript{+} floating layer inserted between an n\textsuperscript{-} epi layer and an n\textsuperscript{+} buffer layer. In this paper, the concept and characteristics of the device are discussed using device simulation. Furthermore, the performance of 900V-200A class IGBTs with a p\textsuperscript{+} floating layer/n\textsuperscript{+} buffer layer structure is demonstrated for the first time.10)

2. Device concept and structure

2.1 Basic device structure

Figure 1 shows cross-sectional views of the conventional IGBT and its vertical electric field when a high voltage is applied. In general, the breakdown voltage of punch-through type IGBTs (PT-IGBT) depends on the thickness of the n\textsuperscript{-} region. Note that a strong electric field peak concentrates at the p\textsuperscript{+} body layer/n\textsuperscript{-} epi layer interface. This is significant because the breakdown voltage is determined by the electric field strength.

2.2 Novel device structure and concept

Figure 2 shows cross-sectional views of our proposed device structure and its vertical electric field. Since the floating p\textsuperscript{+} layer is inserted in the drift region, two peaks are formed in the electric field; one peak is located at the p\textsuperscript{+} body/n\textsuperscript{-} epi layer interface, the other one is near the p\textsuperscript{+} floating layer/n\textsuperscript{+} buffer layer interface. This peak separation results in a reduction in the maximum electric strength of the depletion layer. To clarify the effect...
of the p’ floating layer on the breakdown voltage of our proposed structure, the dependence of the breakdown voltage on the p’ floating layer thickness was simulated for high and low concentrations of the p’ floating layer. In the simulation, the total thickness of the n’ epi layer and the p’ floating layer was kept at 70µm. When the p’ floating layer thickness is zero, the device structure corresponds to the conventional one.

Figure 3 shows the simulated breakdown voltage as a function of the p’ floating layer thickness. Compared with that of the conventional structure (Fig. 1), which has only n’ layer, the breakdown voltage of the proposed structure is increased by 50-100V by inserting a p’ layer of 15-30µm.

Figure 4 shows the simulated collector current-voltage characteristics of our proposed device when there are high and low concentrations of the p’ floating layer. The high p’ layer concentration device exhibited a snap-back effect at the collector voltage of 2.5V, whereas the low concentration device exhibited a smooth curve. Meanwhile the thickness and concentration of the p’ floating layer did not affect the on-voltage as long as the p’ impurity concentration was sufficiently lower than the carrier concentration of the p’ layer in the on-state.

Figure 5 shows the simulated turn-off curve of the conventional IGBT and the proposed one. The turn-off curve of the proposed structure has a shoulder at 500nsec, whereas the conventional structure has a monotonous decrease. This phenomenon is due to the presence of the p’ floating layer between the n’ and the buffer layers, so that tailing starts from the buffer layer side during the turn-off period.

3. Experimental results and discussion

To verify the above simulation results, trench gate PT-IGBTs with a p’ floating layer were fabricated. The basic structure of the device was the same as a structure reported previously.3) Figure 6 shows a top view of the chip, 12.3 × 9.3mm² in size. The rated current was 200A, giving a current density of 250A/cm². A PT-IGBT with the conventional structure was also fabricated using the same mask set for comparison.

The breakdown voltage of the device with a p’
The floating layer was about 930V, as shown in Fig. 7. The breakdown voltage is almost the same as that predicted. The leakage current of the device is; we surmise that this is due to the surface condition of the chip dicing face. Thus, we should be able to suppress this by refining the chip edge treatment and/or the surface termination structure.

Figure 8 shows the relationship between the on-state voltage and the fall-time (trade-off curve) for the conventional IGBT and our proposed IGBT. Both simulation and experimental results are shown in the figure. The on-voltage, fall-time, and breakdown voltage of our proposed device are 1.9V, about 350ns, and 930V, respectively. The on-voltage, fall-time, and breakdown voltage of the conventional type IGBT are, on the other hand, 1.5V, 800ns, and 850V, respectively. These results indicate that p' floating layer insertion is effective in improving the trade-off relationship between the on-voltage and the fall-time. Our tentative experiments showed that a collector voltage of 10V or more was necessary to turn the device on as shown in Fig. 9. The on-voltage also exhibited a snap-back immediately after reaching the critical collector voltage. This tendency is similar to that of the simulation with the high concentration p' layer in Fig. 4. The phenomenon seems be caused by the thyristor action of the device.

However, the turn-off control by the gate was possible even when the device was without lifetime control as shown in Fig. 10. From these results, we
conclude that the conductivity modulation at the n’ epi region did not take place easily because the actual charge injection into the region in the case where there was a p’ floating layer was less than predicted. This is above all probably due to the lifetime values at the p’ floating/n+ buffer region being lower than expected, as a result of which conduction modulation fails to take place in the n’ epi region unless collector voltage over 10V is applied first. Therefore, we should be able to prevent the above phenomenon by enhancing the efficiency of charge injection from the p’ floating layer, which can be achieved by changing the resistivity and thickness of the p’ floating and/or n+ buffer layer.

4. Conclusion

We proposed a new high power IGBT structure with a p’ floating layer inserted between the n’ epi and n+ buffer. The fabricated device showed improvement of the trade-off relationship between on-voltage and turnoff time. We also demonstrated that with this p’ floating/n+ buffer structure, for the first time an IGBT can have performance in the 900V-200A class.

There are still problems that should be solved. However, further improvement of IGBT characteristics based on Si can be expected in combination with our proposed structure and other structures such as CSTBTs (Carrier Stored Trench-Gate Bipolar Transistor), HiGTTs (Trench High-Conductivity IGBT) and FS-IGBT (The Field Stop IGBT).

References


(Sachiko Kawaji
Research fields : Power device design for hybrid electric vehicle, Power devices development

Masayasu Ishiko
Research fields : Research and development of IGBTs and power diodes for automobile application

Katsuhiko Nishiwaki*
Research fields : Power device design for hybrid electric vehicle

Toyokazu Ohnishi*
Research fields : Power device reliability

*Toyota Motor Corp.)